![]() |
|||||||
|
|||||||
![]() |
SP489ES资料 | |
![]() |
SP489ES PDF Download |
File Size : 116 KB
Manufacturer:Sipex Description:8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface (DAI) includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins (DAI_Px) Serial peripheral interface (SPI) Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available |
相关型号 | |
◆ MF2410F1.000TM | |
◆ MF2410F2.000TM | |
◆ 0805-125 1.25A 6V | |
◆ 0805-110 1.1A 6V | |
◆ 0805-100 1A 6V | |
◆ 0805-075 750MA 6V | |
◆ 0805-050 500MA 6V | |
◆ 0805-035 350MA 6V | |
◆ 0805-020 200MA 9V | |
◆ 0805-010 100MA 15V |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:SP489ES 厂 家:Sipex 封 装:DIP16 批 号:418 数 量:2705 说 明:QQ:104735486 611606076 |
|||||
运 费:运费到付10.00元(快递)20.00元(顺风) 所在地:深圳 新旧程度: |
|||||
联系人:欧阳先生 |
电 话:0755-83295252,83294949,82565501,82565401 |
手 机: |
QQ:104735486 |
MSN: |
传 真:0755-82565401 |
EMail:oyzf8888@qq.com |
公司地址: 深圳市福田区华强北新亚洲电子商城一期五楼526房间 |
订购须知: 由于电子行情瞬息万变,请在订购前询问清楚,跟本公司业务员确认好价格,货物情况后再下单。 以免出现不必要误会。 【售后服务】:属于产品质量问题,其余在不拆包装不上锡情况下可包退换!如有其他问题需退换,请在一周内联系我司。
我们的产品还在不断更新中!产品繁多,未能尽列,如买家找不到的元件可以与我们联系。欢迎您的咨询!
|