首页 > 推广型号列表 > PDI1394L40BE

PDI1394L40BE

PDI1394L40BE资料
	PDI1394L40BE PDF Download

File Size : 116 KB Manufacturer:PHI Description:When writing data to the memory it responds to the 8 bits received by asserting an acknowledge bit during the 9th bit time. When data is read by the bus master, it acknowledges the receipt of the data bytes in the same way. Data transfers are terminated with a STOP condi- tion. In this way, up to 8 ST24/25E64 may be connected to the same I2C bus and selected indi- vidually, allowing a total addressing field of 512 Kbit. Power On Reset: VCC lock out write protect. In order to prevent data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is implemented. Untill the VCC voltage has reached the POR threshold value, the internal reset is active: all operations are disabled and the device will not respond to any command. In the same way, when VCC drops down from the operating voltage to below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable VCC must be applied before applying any logic signal.

	1PCS	100PCS	1K	10K
价格


型号：PDI1394L40BE 厂家：PHI 封装：QFP 批号：05+ 数量：10 说明：现货库存,特价热卖


运费：运费到付10.00元（快递）20.00元（顺风）所在地：深圳新旧程度：