首页 > 推广型号列表 > N700120BFFBFAA

N700120BFFBFAA

N700120BFFBFAA资料
	N700120BFFBFAA PDF Download

File Size : 116 KB Manufacturer:MOT Description:System requirement. Maximum instantaneous pulldown current through all pins combined. Guaranteed by design, simulation only. Not production tested. This load current is caused by the internal weak pullup, which asserts a logical 1 to address pins that are not connected. The logical state of the address pins must not change during the execution of ROM function commands during those time slots in which these bits are relevant. The I-V characteristic is linear for voltages less than 1V. Width of the narrowest pulse that trips the activity latch. Back to back pulses that are active for < tPWMIN (max) and that have an intermediate inactive time < tPWMIN (max) are not guaranteed to be filtered. The Pulse function requires that VCC power is available; otherwise the command will not be executed. Maximum allowable pullup resistance is a function of the number of 1-Wire devices in the system and 1-Wire recovery times. The specified value here applies to systems with only one device and with the minimum 1-Wire recovery times. For more heavily loaded systems, an active pullup such as that found in the DS2482-x00, DS2480B, or DS2490 may be required. Capacitance on the data pin could be 800pF when VPUP is first applied. If a 2.2kW resistor is used to pull up the data line, 2.5µs after VPUP has been applied the parasite capacitance will not affect normal communications. VTL, VTH, and VHY are a function of the internal supply voltage. Voltage below which, during a falling edge on IO, a logic 0 is detected. The voltage on IO needs to be less than or equal to VILMAX whenever the master drives the line low. Voltage above which, during a rising edge on IO, a logic 1 is detected. After VTH is crossed during a rising edge on IO, the voltage on IO has to drop by at least VHY to be detected as logic '0'. Applies to a single N700120BFFBFAA without VCC supply, attached to a 1-Wire line. The earliest recognition of a negative edge is possible at tREH after VTH has been previously reached. Highlighted numbers are NOT in compliance with legacy 1-Wire product standards. See comparison table. Interval during the negative edge on IO at the beginning of a Presence Detect pulse between the time at which the voltage is 80% of VPUP and the time at which the voltage is 20% of VPUP. e represents the time required for the pullup circuitry to pull the voltage on IO up from VIL to VTH. d represents the time required for the pullup circuitry to pull the voltage on IO up from VIL to the input high threshold of the bus master.


相关型号
◆ MF2410F1.000TM
◆ MF2410F2.000TM
◆ 0805-125 1.25A 6V
◆ 0805-110 1.1A 6V
◆ 0805-100 1A 6V
◆ 0805-075 750MA 6V
◆ 0805-050 500MA 6V
◆ 0805-035 350MA 6V
◆ 0805-020 200MA 9V
◆ 0805-010 100MA 15V

	1PCS	100PCS	1K	10K
价格


型号：N700120BFFBFAA 厂家：MOT 封装：SMD 批号：06+ 数量：7500 说明：现货库存,特价热卖


运费：运费到付10.00元（快递）20.00元（顺风）所在地：深圳新旧程度：