首页 > 推广型号列表 > LT1013DS8

LT1013DS8

LT1013DS8资料
	LT1013DS8 PDF Download

File Size : 116 KB Manufacturer:LINEAR Description:Input. This input is not considered active unless it is active for at least 100ns to filter narrow glitches. Input. For systems that require address latching, the rising edge of nADS indicates the latching moment for A1-A15 and AEN. All LAN91C100FD internal functions of A1-A15, AEN are latched except for nLDEV decoding. Input. This active low signal is used to control LAN91C100FD EISA burst mode synchronous bus cycles. Input. Defines the direction of synchronous cycles. Write cycles when high, read cycles when low. Input. When low, the LAN91C100FD synchronous bus interface is configured for VL Bus accesses. Otherwise, the LAN91C100FD is configured for EISA DMA burst accesses. Does not affect the asynchronous bus interface. Input. Used to interface synchronous buses. Maximum frequency is 50 MHz. Limited to 8.33 MHz for EISA DMA burst mode. Open drain output. ARDY may be used when interfacing asynchronous buses to extend accesses. Its rising (access completion) edge is controlled by the XTAL1 clock and, therefore, asynchronous to the host CPU or bus clock. Output. This output is used when interfacing synchronous buses and nVLBUS=0 to extend accesses. This signal remains normally inactive, and its falling edge indicates completion. This signal is synchronous to the bus clock LCLK.

	1PCS	100PCS	1K	10K
价格


型号：LT1013DS8 厂家：LINEAR 封装：SOIC8 批号：0442+ 数量：1923 说明：QQ：104735486 611606076


运费：运费到付10.00元（快递）20.00元（顺风）所在地：深圳新旧程度：