首页 > 推广型号列表 > ISP1102

ISP1102

ISP1102资料
	ISP1102 PDF Download

File Size : 116 KB Manufacturer:PHI Description:The CY7C1361B/CY7C1363B is a 3.3V, 256K x 36 and 512K x 18 Synchronous Flow through SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automati- cally for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE1), depth-expansion Chip Enables (CE2 and CE3[2]), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BWx, and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin. The CY7C1361B/CY7C1363B allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input. Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).


相关型号
◆ MF2410F1.000TM
◆ MF2410F2.000TM
◆ 0805-125 1.25A 6V
◆ 0805-110 1.1A 6V
◆ 0805-100 1A 6V
◆ 0805-075 750MA 6V
◆ 0805-050 500MA 6V
◆ 0805-035 350MA 6V
◆ 0805-020 200MA 9V
◆ 0805-010 100MA 15V

	1PCS	100PCS	1K	10K
价格


型号：ISP1102 厂家：PHI 封装：QFN 批号：05+ 数量：18843 说明：现货库存,特价热卖


运费：运费到付10.00元（快递）20.00元（顺风）所在地：深圳新旧程度：